"Intermediate Frequency Digital Receiver Based on Multi-FPGA System."

Chengchang Zhang, Lihong Zhang (2016)

> Home

Details and statistics

DOI: 10.1155/2016/6123832

access: open

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jece/ZhangZ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jece/ZhangZ16
Chengchang Zhang, Lihong Zhang:
Intermediate Frequency Digital Receiver Based on Multi-FPGA System. J. Electr. Comput. Eng. 2016: 6123832:1-6123832:8 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.