"On-chip caches built on multilevel spin-transfer torque RAM cells and its ..."

Yiran Chen et al. (2013)

> Home

Details and statistics

DOI: 10.1145/2463585.2463592

access: closed

type: Journal Article

metadata version: 2025-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jetc/ChenWLKZW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/ChenWLKZW13
Yiran Chen, Weng-Fai Wong, Hai Li, Cheng-Kok Koh, Yaojun Zhang, Wujie Wen:
On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations. ACM J. Emerg. Technol. Comput. Syst. 9(2): 16:1-16:22 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.