"UNISON analysis to model and reduce step-and-scan overlay errors for ..."

Chen-Fu Chien, Chia-Yu Hsu (2011)

> Home

Details and statistics

DOI: 10.1007/S10845-009-0298-2

access: closed

type: Journal Article

metadata version: 2025-05-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jim/ChienH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jim/ChienH11
Chen-Fu Chien, Chia-Yu Hsu:
UNISON analysis to model and reduce step-and-scan overlay errors for semiconductor manufacturing. J. Intell. Manuf. 22(3): 399-412 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.