"Logic Rewiring for Delay and Power Minimization."

Andreas G. Veneris (2004)

Details and statistics

DOI:

access: closed

type: Journal Article

metadata version: 2021-07-16

a service of  Schloss Dagstuhl - Leibniz Center for Informatics