"A high level implementation and performance evaluation of level-I ..."

Mansi Jhamb, R. K. Sharma, A. K. Gupta (2017)

> Home

Details and statistics

DOI: 10.1016/J.JKSUCI.2015.06.003

access: closed

type: Journal Article

metadata version: 2020-12-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jksucis/JhambSG17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jksucis/JhambSG17
Mansi Jhamb, R. K. Sharma, A. K. Gupta:
A high level implementation and performance evaluation of level-I asynchronous cache on FPGA. J. King Saud Univ. Comput. Inf. Sci. 29(3): 410-425 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.