"Performance verification and latency time evaluation of hardware image ..."

Yukinobu Hoshino et al. (2024)

> Home

Details and statistics

DOI: 10.1007/S11554-023-01392-7

access: closed

type: Journal Article

metadata version: 2025-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jrtip/HoshinoSRD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/HoshinoSRD24
Yukinobu Hoshino, Masahiro Shimasaki, Namal Rathnayake, Tuan Linh Dang:
Performance verification and latency time evaluation of hardware image processing module for appearance inspection systems using FPGA. J. Real Time Image Process. 21(1): 20 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.