default search action
"A Reconfigurable 1 GSps to 250 MSps, 7-bit to 9-bit Highly ..."
Seyed Danesh et al. (2013)
- Seyed Danesh, Jed Hurwitz, Keith Findlater, David R. Renshaw, Robert K. Henderson:
A Reconfigurable 1 GSps to 250 MSps, 7-bit to 9-bit Highly Time-Interleaved Counter ADC with Low Power Comparator Design. IEEE J. Solid State Circuits 48(3): 733-748 (2013)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.