"A Spur-Frequency-Boosting PLL With a -74 dBc Reference-Spur Suppression in ..."

Mohamed M. Elsayed, Mohammed M. Abdul-Latif, Edgar Sánchez-Sinencio (2013)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2266865

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ElsayedAS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ElsayedAS13
Mohamed M. Elsayed, Mohammed M. Abdul-Latif, Edgar Sánchez-Sinencio:
A Spur-Frequency-Boosting PLL With a -74 dBc Reference-Spur Suppression in 90 nm Digital CMOS. IEEE J. Solid State Circuits 48(9): 2104-2117 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.