"A 4.5-GHz 130-nm 32-KB L0 cache with a leakage-tolerant self reverse-bias ..."

Steven Hsu et al. (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2003.810058

access: closed

type: Journal Article

metadata version: 2022-04-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HsuAMLKB03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HsuAMLKB03
Steven Hsu, Atila Alvandpour, Sanu Mathew, Shih-Lien Lu, Ram K. Krishnamurthy, Shekhar Borkar:
A 4.5-GHz 130-nm 32-KB L0 cache with a leakage-tolerant self reverse-bias bitline scheme. IEEE J. Solid State Circuits 38(5): 755-761 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.