"A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop."

Chih-Ming Hung, Kenneth K. O (2002)

> Home

Details and statistics

DOI: 10.1109/4.991390

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HungO02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HungO02
Chih-Ming Hung, Kenneth K. O:
A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop. IEEE J. Solid State Circuits 37(4): 521-525 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.