![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
"A 4.13-GHz UHS Pseudo Two-Port SRAM With BL Charge Time Reduction and ..."
Jeongkyun Kim et al. (2024)
- Jeongkyun Kim
, Byungho Yook, Youngo Lee
, Taemin Choi, Kyuwon Choi, Chanho Lee, Juchang Lee, Hyeongcheol Kim, Seok Yun, Changhoon Do, Minwoo Kwak
, Mijoung Kim, Yunrong Li, Hoyoung Tang
, Jaeyoung Kim, Inhak Lee, Dongwook Seo, Sangyeop Baeck
:
A 4.13-GHz UHS Pseudo Two-Port SRAM With BL Charge Time Reduction and Flying Word-Line for HPC Applications in 4-nm FinFET Technology. IEEE J. Solid State Circuits 59(4): 1216-1224 (2024)
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.