"Impact of clock slope on true single phase clocked (TSPC) CMOS circuits."

Patrik Larsson, Christer Svensson (1994)

> Home

Details and statistics

DOI: 10.1109/4.293119

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LarssonS94a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LarssonS94a
Patrik Larsson, Christer Svensson:
Impact of clock slope on true single phase clocked (TSPC) CMOS circuits. IEEE J. Solid State Circuits 29(6): 723-726 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.