![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
"An 8T SRAM With On-Chip Dynamic Reliability Management and Two-Phase Write ..."
Zhao Chuan Lee et al. (2019)
- Zhao Chuan Lee, M. Sultan M. Siddiqui
, Zhi-Hui Kong, Tony Tae-Hyoung Kim
:
An 8T SRAM With On-Chip Dynamic Reliability Management and Two-Phase Write Operation in 28-nm FDSOI. IEEE J. Solid State Circuits 54(7): 2091-2101 (2019)
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.