"A 265- $\mu$ W Fractional- ${N}$ Digital PLL With Seamless Automatic ..."

Hanli Liu et al. (2019)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2936967

access: open

type: Journal Article

metadata version: 2025-02-26

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jssc/LiuSOSHDSPWWS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LiuSOSHDSPWWS19
Hanli Liu, Atsushi Shirane, Kenichi Okada, Zheng Sun, Hongye Huang, Wei Deng, Teerachot Siriburanon, Jian Pang, Yun Wang, Rui Wu, Teruki Someya:
A 265- $\mu$ W Fractional- ${N}$ Digital PLL With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm CMOS. IEEE J. Solid State Circuits 54(12): 3478-3492 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.