"A 1.6-to-3.0-GHz Fractional-N MDLL With a Digital-to-Time Converter ..."

Alessio Santiccioli et al. (2019)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2941259

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SanticcioliMLSL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SanticcioliMLSL19
Alessio Santiccioli, Mario Mercandelli, Andrea L. Lacaita, Carlo Samori, Salvatore Levantino:
A 1.6-to-3.0-GHz Fractional-N MDLL With a Digital-to-Time Converter Range-Reduction Technique Achieving 397-fs Jitter at 2.5-mW Power. IEEE J. Solid State Circuits 54(11): 3149-3160 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.