![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
"A 9-bit 500-MS/s 2-bit/cycle SAR ADC With Error-Tolerant Interpolation ..."
Jaegeun Song et al. (2022)
- Jaegeun Song
, Yunsoo Park
, Chaegang Lim, Yohan Choi, Soonsung Ahn, Sooho Park, Chulwoo Kim
:
A 9-bit 500-MS/s 2-bit/cycle SAR ADC With Error-Tolerant Interpolation Technique. IEEE J. Solid State Circuits 57(5): 1492-1503 (2022)
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.