"A sub-40-ns chain FRAM architecture with 7-ns cell-plate-line drive."

Daisaburo Takashima et al. (1999)

> Home

Details and statistics

DOI: 10.1109/4.799863

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TakashimaSKTOT99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TakashimaSKTOT99
Daisaburo Takashima, Susumu Shuto, Iwao Kunishima, Hiroyuki Takenaka, Yukihito Oowaki, Shin'ichi Tanaka:
A sub-40-ns chain FRAM architecture with 7-ns cell-plate-line drive. IEEE J. Solid State Circuits 34(11): 1557-1563 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.