"Circuit Design Techniques for a First-Generation Cell Broadband Engine ..."

James D. Warnock et al. (2006)

> Home

Details and statistics

DOI: 10.1109/JSSC.2006.877234

access: closed

type: Journal Article

metadata version: 2021-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WarnockWABCDHMO06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WarnockWABCDHMO06
James D. Warnock, Dieter F. Wendel, Tony Aipperspach, Erwin Behnen, Robert A. Cordes, Sang H. Dhong, Koji Hirairi, Hiroaki Murakami, Shohji Onishi, Dac C. Pham, Jürgen Pille, Stephen D. Posluszny, Osamu Takahashi, Huajun Wen:
Circuit Design Techniques for a First-Generation Cell Broadband Engine Processor. IEEE J. Solid State Circuits 41(8): 1692-1706 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.