"Automatic instruction-set architecture synthesis for VLIW processor cores ..."

Roel Jordans et al. (2017)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2017.04.011

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/JordansJCC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/JordansJCC17
Roel Jordans, Lech Józwiak, Henk Corporaal, Rosilde Corvino:
Automatic instruction-set architecture synthesis for VLIW processor cores in the ASAM project. Microprocess. Microsystems 51: 114-133 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.