Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Fast and efficient FPGA implementation of Polar Codes and SoC test bench."

Federico G. Krasser et al. (2021)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2021.104264

access: closed

type: Journal Article

metadata version: 2021-07-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/KrasserLCAM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/KrasserLCAM21
Federico G. Krasser, Mónica C. Liberatori, Leonardo Coppolillo, Leonardo J. Arnone, Jorge Castiñeira Moreira:
Fast and efficient FPGA implementation of Polar Codes and SoC test bench. Microprocess. Microsystems 84: 104264 (2021)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.