"A high-performance, resource-efficient, reconfigurable parallel-pipelined ..."

Ngoc-Hung Nguyen et al. (2018)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2018.04.003

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/NguyenKKK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/NguyenKKK18
Ngoc-Hung Nguyen, Sheraz Ali Khan, Cheol-Hong Kim, Jong-Myon Kim:
A high-performance, resource-efficient, reconfigurable parallel-pipelined FFT processor for FPGA platforms. Microprocess. Microsystems 60: 96-106 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.