"Design and evaluation of a high throughput QoS-aware and congestion-aware ..."

Chifeng Wang, Nader Bagherzadeh (2014)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2013.09.006

access: closed

type: Journal Article

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/WangB14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/WangB14
Chifeng Wang, Nader Bagherzadeh:
Design and evaluation of a high throughput QoS-aware and congestion-aware router architecture for Network-on-Chip. Microprocess. Microsystems 38(4): 304-315 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.