Stop the war!
Остановите войну!
for scientists:
default search action
"An AES crypto chip using a high-speed parallel pipelined architecture."
Seong-Moo Yoo et al. (2005)
- Seong-Moo Yoo, Deen Kotturi, W. David Pan, John Blizzard:
An AES crypto chip using a high-speed parallel pipelined architecture. Microprocess. Microsystems 29(7): 317-326 (2005)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.