"An AES crypto chip using a high-speed parallel pipelined architecture."

Seong-Moo Yoo et al. (2005)

Details and statistics

DOI: 10.1016/J.MICPRO.2004.12.001

access: closed

type: Journal Article

metadata version: 2020-05-18

a service of  Schloss Dagstuhl - Leibniz Center for Informatics