"Reducing expected delay and power in FPGAs using buffer insertion in ..."

Anahita Bagheri, Nasser Masoumi (2012)

Details and statistics

DOI: 10.1016/J.MEJO.2012.08.003

access: closed

type: Journal Article

metadata version: 2023-09-30

a service of  Schloss Dagstuhl - Leibniz Center for Informatics