"Local bit line 8T SRAM based in-memory computing architecture for ..."

Anil Kumar Rajput, Manisha Pattanaik (2023)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2023.105795

access: closed

type: Journal Article

metadata version: 2023-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/RajputP23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/RajputP23
Anil Kumar Rajput, Manisha Pattanaik:
Local bit line 8T SRAM based in-memory computing architecture for energy-efficient linear error correction codec implementation. Microelectron. J. 137: 105795 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.