"A low power 16-bit 50 MS/s pipeline ADC with 104 dB SFDR in 0.18 μm CMOS."

Xiaodan Zhou et al. (2024)

Details and statistics

DOI: 10.1016/J.MEJO.2024.106144

access: closed

type: Journal Article

metadata version: 2024-06-04

a service of  Schloss Dagstuhl - Leibniz Center for Informatics