"Node-to-node error sensitivity analysis using a graph based approach for ..."

Vahid Hamiyati Vaghef, Ali Peiravi (2015)

> Home

Details and statistics

DOI: 10.1016/J.MICROREL.2014.09.010

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mr/VaghefP15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mr/VaghefP15
Vahid Hamiyati Vaghef, Ali Peiravi:
Node-to-node error sensitivity analysis using a graph based approach for VLSI logic circuits. Microelectron. Reliab. 55(1): 264-271 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.