Stop the war!
Остановите войну!
for scientists:
default search action
"Design and analysis of SIC: a provably timing-predictable pipelined ..."
Sebastian Hahn, Jan Reineke (2020)
- Sebastian Hahn, Jan Reineke:
Design and analysis of SIC: a provably timing-predictable pipelined processor core. Real Time Syst. 56(2): 207-245 (2020)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.