"FPGA-based Ultra-Low Latency HIL Fault Testing of a Permanent Magnet Motor ..."

Christian Dufour, Jean Bélanger, Vincent Lapointe (2008)

> Home

Details and statistics

DOI: 10.1177/0037549708091537

access: closed

type: Journal Article

metadata version: 2020-06-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/simulation/DufourBL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/simulation/DufourBL08
Christian Dufour, Jean Bélanger, Vincent Lapointe:
FPGA-based Ultra-Low Latency HIL Fault Testing of a Permanent Magnet Motor Drive using RT-LAB-XSG. Simul. 84(2-3): 161-171 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.