"An Efficient Architecture and High-Throughput Implementation of ..."

Panagiotis Chatziantoniou et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TAES.2022.3173583

access: closed

type: Journal Article

metadata version: 2022-12-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/taes/ChatziantoniouT22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/taes/ChatziantoniouT22
Panagiotis Chatziantoniou, Antonis Tsigkanos, Dimitris Theodoropoulos, Nektarios Kranitis, Antonis M. Paschalis:
An Efficient Architecture and High-Throughput Implementation of CCSDS-123.0-B-2 Hybrid Entropy Coder Targeting Space-Grade SRAM FPGA Technology. IEEE Trans. Aerosp. Electron. Syst. 58(6): 5470-5482 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.