"Improvements in CPU & FPGA Performance for Small Satellite SDR ..."

Mamatha R. Maheshwarappa, Mark D. J. Bowyer, Christopher P. Bridges (2017)

> Home

Details and statistics

DOI: 10.1109/TAES.2017.2650320

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/taes/MaheshwarappaBB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/taes/MaheshwarappaBB17
Mamatha R. Maheshwarappa, Mark D. J. Bowyer, Christopher P. Bridges:
Improvements in CPU & FPGA Performance for Small Satellite SDR Applications. IEEE Trans. Aerosp. Electron. Syst. 53(1): 310-322 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.