"On-Line Error-Detectable High-Speed Multiplier Using Redundant Binary ..."

Naofumi Takagi, Shuzo Yajima (1987)

> Home

Details and statistics

DOI: 10.1109/TC.1987.5009470

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tc/TakagiY87
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/TakagiY87
Naofumi Takagi, Shuzo Yajima:
On-Line Error-Detectable High-Speed Multiplier Using Redundant Binary Representation and Three-Rail Logic. IEEE Trans. Computers 36(11): 1310-1317 (1987)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.