"Vesper: A Versatile Sparse Linear Algebra Accelerator With Configurable ..."

Hanchen Jin et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCAD.2024.3496882

access: closed

type: Journal Article

metadata version: 2025-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/JinYZDDSZ25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JinYZDDSZ25
Hanchen Jin, Zichao Yue, Zhongyuan Zhao, Yixiao Du, Chenhui Deng, Nitish Srivastava, Zhiru Zhang:
Vesper: A Versatile Sparse Linear Algebra Accelerator With Configurable Compute Patterns. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 44(5): 1731-1744 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.