"iCTS: Iterative and Hierarchical Clock Tree Synthesis With ..."

Weiguo Li et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCAD.2025.3549355

access: closed

type: Journal Article

metadata version: 2025-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/LiHYZCHL25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiHYZCHL25
Weiguo Li, Zhipeng Huang, Bei Yu, Wenxing Zhu, Jian Chen, Zhixue He, Xingquan Li:
iCTS: Iterative and Hierarchical Clock Tree Synthesis With Skew-Latency-Load Tree. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 44(10): 3948-3961 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.