"An Efficient Hardware Design for Accelerating Sparse CNNs With NAS-Based ..."

Yun Liang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCAD.2021.3066563

access: open

type: Journal Article

metadata version: 2025-05-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/tcad/LiangLJXHZL22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiangLJXHZL22
Yun Liang, Liqiang Lu, Yicheng Jin, Jiaming Xie, Ruirui Huang, Jiansong Zhang, Wei Lin:
An Efficient Hardware Design for Accelerating Sparse CNNs With NAS-Based Models. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(3): 597-613 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.