"Efficient Memory Partitioning for Parallel Data Access in FPGA via Data Reuse."

Jincheng Su et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCAD.2017.2648838

access: closed

type: Journal Article

metadata version: 2020-10-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/SuYZZC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SuYZZC17
Jincheng Su, Fan Yang, Xuan Zeng, Dian Zhou, Jie Chen:
Efficient Memory Partitioning for Parallel Data Access in FPGA via Data Reuse. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(10): 1674-1687 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.