"A Case of On-Chip Memory Subsystem Design for Low-Power CNN Accelerators."

Ying Wang, Huawei Li, Xiaowei Li (2018)

> Home

Details and statistics

DOI: 10.1109/TCAD.2017.2778060

access: closed

type: Journal Article

metadata version: 2023-05-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/WangLL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/WangLL18
Ying Wang, Huawei Li, Xiaowei Li:
A Case of On-Chip Memory Subsystem Design for Low-Power CNN Accelerators. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(10): 1971-1984 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.