"Energy and Delay Tradeoffs of Soft-Error Masking for 16-nm FinFET Logic ..."

Faris S. Alghareb et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCSII.2016.2587763

access: closed

type: Journal Article

metadata version: 2021-06-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/AlgharebAAD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/AlgharebAAD17
Faris S. Alghareb, Rizwan A. Ashraf, Ahmad Alzahrani, Ronald F. DeMara:
Energy and Delay Tradeoffs of Soft-Error Masking for 16-nm FinFET Logic Paths: Survey and Impact of Process Variation in the Near-Threshold Region. IEEE Trans. Circuits Syst. II Express Briefs 64-II(6): 695-699 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.