"A 10-Gb/s Low Jitter Single-Loop Clock and Data Recovery Circuit With ..."

Fanta Chen et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCSI.2014.2327291

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ChenKHWCHC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChenKHWCHC14
Fanta Chen, Min-Sheng Kao, Yu-Hao Hsu, Jen-Ming Wu, Ching-Te Chiu, Shawn S. H. Hsu, Mau-Chung Frank Chang:
A 10-Gb/s Low Jitter Single-Loop Clock and Data Recovery Circuit With Rotational Phase Frequency Detector. IEEE Trans. Circuits Syst. I Regul. Pap. 61-I(11): 3278-3287 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.