"Fast Hardware Architecture for 2-D Separable Convolution Operations."

Debasish Mukherjee, Susanta Mukhopadhyay (2018)

> Home

Details and statistics

DOI: 10.1109/TCSII.2018.2819187

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/MukherjeeM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/MukherjeeM18
Debasish Mukherjee, Susanta Mukhopadhyay:
Fast Hardware Architecture for 2-D Separable Convolution Operations. IEEE Trans. Circuits Syst. II Express Briefs 65-II(12): 2042-2046 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.