"A 1-to-2048 Fully-Integrated Cascaded Digital Frequency Synthesizer for ..."

Romesh Kumar Nandwana et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCSI.2016.2609855

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/NandwanaSEMH17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/NandwanaSEMH17
Romesh Kumar Nandwana, Saurabh Saxena, Amr Elshazly, Kartikeya Mayaram, Pavan Kumar Hanumolu:
A 1-to-2048 Fully-Integrated Cascaded Digital Frequency Synthesizer for Low Frequency Reference Clocks Using Scrambling TDC. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(2): 283-295 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.