"A compact gate-level energy and delay model of dynamic CMOS gates."

José Luis Rosselló, Carol de Benito, Jaume Segura (2005)

> Home

Details and statistics

DOI: 10.1109/TCSII.2005.851992

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/RosselloBS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/RosselloBS05
José Luis Rosselló, Carol de Benito, Jaume Segura:
A compact gate-level energy and delay model of dynamic CMOS gates. IEEE Trans. Circuits Syst. II Express Briefs 52-II(10): 685-689 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.