"A 40-nm Sub-Threshold 5T SRAM Bit Cell With Improved Read and Write Stability."

Adam Teman et al. (2012)

> Home

Details and statistics

DOI: 10.1109/TCSII.2012.2231020

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/TemanMMF12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/TemanMMF12
Adam Teman, Anatoli Mordakhay, Janna Mezhibovsky, Alexander Fish:
A 40-nm Sub-Threshold 5T SRAM Bit Cell With Improved Read and Write Stability. IEEE Trans. Circuits Syst. II Express Briefs 59-II(12): 873-877 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.