default search action
"FPGA-Based 40.9-Gbits/s Masked AES With Area Optimization for Storage Area ..."
Yi Wang, Yajun Ha (2013)
- Yi Wang, Yajun Ha:
FPGA-Based 40.9-Gbits/s Masked AES With Area Optimization for Storage Area Network. IEEE Trans. Circuits Syst. II Express Briefs 60-II(1): 36-40 (2013)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.