"Local Bit-Line SRAM Architecture With Data-Aware Power-Gating Write Assist."

Tae Woo Oh et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3206478

access: closed

type: Journal Article

metadata version: 2023-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/OhPKCJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/OhPKCJ23
Tae Woo Oh, Juhyun Park, Tae Hyun Kim, Keonhee Cho, Seong-Ook Jung:
Local Bit-Line SRAM Architecture With Data-Aware Power-Gating Write Assist. IEEE Trans. Circuits Syst. II Express Briefs 70(1): 306-310 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.