Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Hardware-Efficient and High-Throughput LLRC Segregation Based Binary ..."

Anuj Verma, Rahul Shrestha (2021)

> Home

Details and statistics

DOI: 10.1109/TCSII.2021.3071804

access: closed

type: Journal Article

metadata version: 2021-08-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/VermaS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/VermaS21
Anuj Verma, Rahul Shrestha:
Hardware-Efficient and High-Throughput LLRC Segregation Based Binary QC-LDPC Decoding Algorithm and Architecture. IEEE Trans. Circuits Syst. II Express Briefs 68(8): 2835-2839 (2021)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.