"Modeling and Energy Optimization of LDPC Decoder Circuits With Timing ..."

François Leduc-Primeau, Frank R. Kschischang, Warren J. Gross (2018)

> Home

Details and statistics

DOI: 10.1109/TCOMM.2017.2778247

access: closed

type: Journal Article

metadata version: 2020-09-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcom/Leduc-PrimeauKG18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcom/Leduc-PrimeauKG18
François Leduc-Primeau, Frank R. Kschischang, Warren J. Gross:
Modeling and Energy Optimization of LDPC Decoder Circuits With Timing Violations. IEEE Trans. Commun. 66(3): 932-946 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.