"VLSI Architecture for Real-Time HD1080p View Synthesis Engine."

Ying-Rung Horng, Yu-Cheng Tseng, Tian-Sheuan Chang (2011)

> Home

Details and statistics

DOI: 10.1109/TCSVT.2011.2148410

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/HorngTC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/HorngTC11
Ying-Rung Horng, Yu-Cheng Tseng, Tian-Sheuan Chang:
VLSI Architecture for Real-Time HD1080p View Synthesis Engine. IEEE Trans. Circuits Syst. Video Technol. 21(9): 1329-1340 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.