"CODEBench: A Neural Architecture and Hardware Accelerator Co-Design Framework."

Shikhar Tuli et al. (2023)

> Home

Details and statistics

DOI: 10.1145/3575798

access: closed

type: Journal Article

metadata version: 2023-07-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/TuliLSJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/TuliLSJ23
Shikhar Tuli, Chia-Hao Li, Ritvik Sharma, Niraj K. Jha:
CODEBench: A Neural Architecture and Hardware Accelerator Co-Design Framework. ACM Trans. Embed. Comput. Syst. 22(3): 51:1-51:30 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.