"Trade-off Between Hit Rate and Hit Latency for Optimizing DRAM Cache."

Pai Chen et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TETC.2018.2800721

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tetc/ChenYLJ21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tetc/ChenYLJ21
Pai Chen, Jianhui Yue, Xiaofei Liao, Hai Jin:
Trade-off Between Hit Rate and Hit Latency for Optimizing DRAM Cache. IEEE Trans. Emerg. Top. Comput. 9(1): 55-64 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.